This paper describes a complete digital PWM controller IC for high-frequency switching converters. Novel architecture and configurations of the key building blocks:
I. Introduction
Digital controllers can offer a number of advantages in DC-DC power converters, and various analysis, design and implementation aspects of this emerging area are receiving increasing attention [1] - [14] . Advanced power management technique rely on integration of power control and conversion functions with digital systems [1] - [4] . Compensator and protection features can be programmable, reducing or eliminating the need for passive components for tuning. As a result, the same digital controller hardware can be used with a range of power converter configurations and power-stage parameter values. Digital controllers have inherently lower sensitivity to process and parameter variations. Furthermore, it is possible to implement control schemes that are considered impractical for analog realizations. For example, the ability to precisely match phase-shifted duty ratios has been applied to develop a simple, robust control for voltage-regulator modules (VRMs) implemented in a dedicated digital controller IC [6, 7] . In transformer-isolated DC-DC converters, digital signal transmission through the isolation can be used to address limited bandwidth and/or large gain variations associated with standard analog approaches. In general, more sophisticated control methods could be applied to achieve improved dynamic responses.
From the standpoint of the controller IC design, the main advantages of the digital approach are that well-established and automated digital design tools can be applied to shorten the design cycle. The design is described at the functional level using a hardware description language (HDL).
Starting from HDL-based design, synthesis, simulation and verification tools are available to target the design to standard-cell ASIC or FPGA implementation. The design can then be easily moved to a different process, integrated with other digital systems, or modified to meet a new set of specifications. In contrast to analog IC controller realizations, the digital controller design scales well, and can thus take advantages of advances in fabrication technologies.
In spite of the apparent potential benefits, broader acceptance of digital techniques in highfrequency low-to-medium power DC-DC applications is still hampered by a combination of issues including cost/performance, availability, and/or ease of use. Available DSP systems or microcontrollers either lack the performance to even match what is readily available with standard analog controller ICs, or are exceedingly complex for the intended application.
The purpose of this paper is to describe implementation techniques aimed at constructing complete, programmable digital controller ICs capable of operating at high switching frequencies (in the 100KHz to MHz range) and having silicon area, power consumption and complexity comparable to or lower than standard analog ICs. The block diagram of the digital PWM controller IC around a synchronous buck converter is shown in Fig. 1 [12] . This IC implements the constant-frequency PWM control by (1) sampling the output voltage using a novel delay-line A/D converter, (2) processing the error signal through a programmable digital compensator based on look-up tables, and (3) generating a constant-frequency PWM waveform to control the power switches using a hybrid digital pulse-width modulator (DPWM).
The paper is organized as follows: the controller architecture is described in Section II. Architecture and realization of the hybrid DPWM are described in Section III, together with experimental results obtained from the fabricated prototype chip. The delay-line A/D converter and experimental results illustrating its operation are presented in Section IV. The controller design and experimental results obtained with a buck voltage regulator are summarized in Section V.
II. Digital Controller Architecture
The power converter and the controller form a closed-loop feedback system, the purpose of which is typically to regulate the output voltage V o to match a precise, stable voltage reference a scaled version of the reference) over a range of input voltage values and load currents, and over a range of process and temperature variations. In the basic voltage-mode PWM control method, the output voltage is sensed and compared to the reference. The error signal is passed to the compensator (i.e. the "error amplifier"). The output of the compensator is the input to the pulse-width modulator, which in turn produces the constant-frequency variable duty-ratio signal to control the switching power transistors. The proposed digital controller architecture to implement this control scheme is shown in Fig. 2 .
In general, the sensed voltage is a scaled version of the output voltage, V sense = HV o , but in this paper we assume that H = 1. The output voltage is sampled by an A/D converter, to produce the digital error signal e(n). The sampling occurs once per switching period T s . Here, the index n refers to the current switching period. To justify the A/D conversion characteristic shown in Fig. 2 error signal e(n). A flash A/D converter that meets these requirements has been proposed in [7] . A novel delay-line A/D configuration that takes advantage of the required static A/D characteristic, and lends itself to a simple digital implementation is described in Section IV.
In addition to relaxing the requirements for the A/D converter itself, the fact that the error signal can be represented with only a few bits leads to a simpler implementation of the next building block -the compensator. The purpose of the compensator is to take the current (e(n)) and previous (e(n − 1), e(n − 2), etc.) samples of the error signal and compute the new value of the duty ratio d, which is the variable that controls the power converter through the pulse-width modulator. The computation (i.e. the control law) in the compensator can be designed according to digital control theory well described in literature (see [15] , for example). However, standard implementation of linear control laws in the compensator requires digital adder(s) and digital multiplier(s), which increases the area and/or the clock frequency requirements in a practical chip implementation. If the compensator coeficients are restricted to multiples of 2, or 1/2, simpler logic shifters can be used instead of multipliers [5] , but this approach puts restrictions on the realizeable control laws.
Taking advantage of the fact that only a few bits are used to represent the error signal e, we instead implement the required computation using look-up tables and an adder, as shown in Fig. 2 . The current and the previous values of the digital error signal serve as address(es) to the corresponding location(s) in the look-up tables. Since the error signal e can take only a few different values, the number of entries in the look-up tables is relatively small, and as a result the implementation area is also small. In addition, the computation can be done in a single or in a few clock periods, so that the clock frequency requirements are also low. Complete details of the compensator implementation on the prototype test chip can be found in [12] .
The look-up table compensator can be programmed to perform different control laws simply by programming the entries in the look-up tables. The most general control law supported by the configuration shown in Fig. 2 is given by:
where α(·), β(·) and γ(·) are linear or nonlinear functions of the digital error signal. A variety of control laws can be implemented. For example,
where a, b, and c are constants, corresponds to the basic PID controller. In the controller design, once the coefficients a, b and c are selected (to achieve a desired closed-loop bandwidth and adequate phase margin, for example), the products (a · e), (b · e), and (c · e) are precomputed for all possible values of the error e and programmed into the look-up tables from an external memory, as shown in Fig. 2 . As alternatives to the external memory, the tables could be easily preprogrammed and hard-wired on the chip at design time, or programmed from other system components via a suitable interface at run time.
The programmable feature of the compensator means that the same controller hardware can be used with different power-stage configurations and different power-stage parameters, without the need for external passive components to tune the compensator response. In addition, using the same configuration, it is possible to explore the use of various nonlinear control laws.
The digital pulse-width modulator (DPWM) completes the controller architecture. The DPWM takes the digital value d of the duty ratio and produces the pulsating waveform c(t) that controls the power transistor(s) in the power converter. A high-resolution, high-frequency DPWM is needed to achieve the required operation at high switching frequency and tight regulation of the output voltage. Our implementation of the DPWM is described in Section III.
III. Hybrid Digital Pulse-Width Modulator
In the system where a power converter and a digital controller form a feedback loop, the digital pulse-width modulator serves the purpose of a D/A converter. The discrete set of duty ratios and ultimately the discrete set of achievable output voltages depends on the DPWM resolution.
If the DPWM resolution is not sufficiently high, an undesirable limit-cycle oscillation can occur [6, 13, 14] . In particular, if none of the achievable output voltages fall into the range of ∆V o around the reference, in steady state the duty ratio must oscillate through a range of two or more values.
A necessary condition to avoid the limit-cycle oscillation is that the output voltage increment that corresponds to the least-significant bit of the duty ratio command d must be smaller than ∆V o [13] . This condition has been evaluated as a function of the steady-state input and output voltages for different converter configurations [14] . The requirement for a high-resolution, high-frequency DPWM is an important consideration in practical realizations of digitally controlled high-frequency power supplies.
A high-resolution, high-frequency digital pulse-width modulator (DPWM) can be constructed using a fast-clocked counter and a digital comparator [1, 5, 6] . To achieve n−bit resolution at the switching frequency f s , the required clock frequency is 2 n f s . This can easily result in more difficult timing constraints, and increased power consumption. For example, an 8-bit resolution at the switching frequency of f s = 1MHz would require a clock frequency of 256MHz. It has been
shown that the fine time resolution and much lower power consumption can be achieved using a tapped delay-line scheme similar to a ring oscillator that operates at the switching frequency [3, 7] .
However, this implementation requires a larger-area digital multiplexer. The DPWM architecture we selected is based on hybrid delay-line/counter approach similar to the design described in [4] .
In this approach, an n-bit resolution is achieved using an n c −bit counter (n c < n), whereas the remaining n d = n − n c bits of resolution are obtained from a tapped delay line. At the beginning of a switching cycle, the output SR flip-flop is set, and the DPWM output pulse c(t) goes high. The pulse that propagates through the ring at the frequency 2 nc f s = 4f s serves as the clock for the counter. The complete switching period is divided into 2 n d 2 nc = 16 slots.
At the time when the counter output matches the top n c most significant bits of the digital input (i.e. the duty ratio command) d, and a pulse reaches the tap selected by the n d least significant bits of d, the output flip-flop is reset and the output pulse goes low. In the example waveforms of The self-oscillating DPWM implementation shown in Fig. 3 has several desirable properties: it is a simple HDL-based design with an even number of time slots in a period, and the ability to stop and restart the oscillations on command (by gating the propagation of the signal through the ring).
In the experimental prototype chip, the DPWM was designed for 8-bit resolution (n = 8) using a 3-bit counter (n c = 3), and a 32-cell long ring (n d = 5). The DPWM operates at the switching frequency f s = 1 MHz. The ring oscillates at 2 nc f s = 8 MHz. This 8 MHz signal is used as the system clock for the entire prototype chip.
Experimental results of Fig. 4 show the measured duty ratio of the output pulses as a function of the 8-bit digital input d. The minimum (3.1%) and the maximum (97.3%) duty ratios are set by design [12] . 
IV. Delay-Line Analog-to-Digital Converter
As discussed in Section II, static and dynamic output voltage regulation capabilities depend on the characteristics of the A/D converter. Conventional high-speed, high-resolution A/D converters consume power and chip area, and require precision analog components. Also, in the switching power supply, the sensed analog voltage V sense comes from the output of a switching power converter.
This signal usually has significant switching noise, which can be a problem for many conventional A/D converters such as the basic flash configuration.
Taking into account the specific requirements discussed in Section II, we introduced a novel delay-line A/D configuration shown in Fig. 5 .
The delay-line A/D converter is based on the principle that the propagation delay of a logic gate in a standard CMOS process increases if the gate supply voltage is reduced. To the first order, the propagation delay t d as a function of the supply voltage V DD is given by [18] :
where V th is the MOS device threshold voltage, and K is a constant that depends on the device/process parameters, and the capacitive loading of the gate. It can be observed that increasing V DD results in a shorter delay. For the supply voltages higher than the threshold V th , the delay is approximately inversely proportional to V DD .
As shown in Fig. 5 , a string of delay cells (consisting of logic gates) forms a delay line supplied from the sensed analog voltage, V DD = V sense . Each delay cell has an input, an output, and a reset input R. When the reset input is active high, the cell output is reset to zero. A possible implementation of the delay cell is shown in Fig. 6 . To control the cell delay, additional gates can be added to the cell implementation. Also, in the configuration of A unique advantage of the proposed delay-line A/D converter is that it's basic configuration does not require any precision analog components, and that it can be implemented using standard 
V. Experimental Results
The digital PWM controller described in Sections II, III and IV, was designed and implemented in a standard 0.5µ CMOS process. The results obtained with the prototype chip used as the controller in a closed-loop PWM voltage regulator are summarized in this section.
A. Prototype Controller IC
The chip design was described in Verilog HDL. Synopsys synthesis and timing verification tools were used to reduce the design to standard-cell gates. Digital and mixed-signal simulations were performed using Cadence tools. Given the standard-cell based digital design, it was possible to use automated (Avanti) place and route tools to produce the chip layout.
The chip layout is shown in Fig. 11 . The chip has 84 pins, most of which are used only for test purposes. The only I/O pins essential for operation are OUT, SENSE, the supply and ground, as well as the pins needed to interface with the external memory. Less than 0.2mm 2 is taken by the delay-line A/D converter. The total active chip area is less than 1mm 2 . With further optimization of HDL-based design and the synthesis process, it is expected that this area can be reduced further.
It should also be noted that the design scales with the technology so that the overall area can be significantly reduced by moving to a deeper sub-micron process.
As described in Section II, the compensator includes 3 look-up tables (for e(n), e(n − 1), and Figure 11 : Layout of the prototype chip.
e(n − 2)). The error signal generated by the delay-line A/D converter can have 9 possible values.
The outputs of the three tables are 8, 9 and 8-bit values, respectively. Therefore, the total onchip memory storage is 225 bits. The bit-lengths of the table entries are determined by the range of error signal values (±4), and by the desired precision of pole-zero placement [14] . The adder produces a 10-bit signed value which is reduced to the 8-bit duty ratio command by limiting the value to unsigned, and by truncating the least significant bit [12] . When the converter is powered up, it loads the compensator table entries from the external memory, and then starts to sample the output voltage and produce the pulsating waveform c(t).
B. Voltage regulator example
To demonstrate closed-loop operation, the controller chip is used with a low-power synchronous buck converter shown in Fig. 1 . The input voltage V g is between 4 V and 6 V, the output voltage is regulated at V o = 2.7V, the load current is from 0 A to 1.5 A, and the switching frequency is 1 MHz. The filter components are L = 1µ H and C = 22µ F. Using the same controller chip, a similar voltage regulator, but with different parameter values, was described in [16] . Based on the standard averaged model of the converter [19] , the digital compensator was designed using the pole-zero matched method [15] , to achieve the loop cross-over frequency of approximately 50 KHz, and a phase margin of about 50 o . Experimental load transient results are given in [16] .
For the regulator described in this paper, the digital compensator design is based on a discrete- time model of the power converter. Note that the synchronous buck converter shown in Fig. 1 always operates in continuous conduction mode (CCM). The small-signal linearized model derivation follows the steps described in [17] to obtain the control-to-output transfer function:
For the purpose of designing the compensator, the complete discrete-time model of the voltage regulator is shown in Fig. 12 The complete chip design is based in hardware description language (HDL), and takes advantage of the modern tools for digital ASIC design.
The controller architecture and the implementation techniques are experimentally verified on a prototype IC that takes less than 1 mm 2 of silicon area in a standard 0.5µ digital CMOS process, and operates at the switching frequency of 1 MHz.
